& cplSiteName &

Xilinx, Paxonet Team on 10-Gig

Light Reading
News Wire Feed
Light Reading

SANTA CLARA, Calif. -- Xilinx, Inc., (Nasdaq: XLNX - News) and Paxonet Communications, a Xilinx® AllianceCORE(TM) member and leading telecommunications IP and Silicon provider, today announced the immediate availability of Paxonet's 10 Gigabit Physical Coding Sublayer (PCS) and Media Access Controller (MAC) cores for use in Xilinx Virtex-II(TM) and Virtex-II Pro(TM) FPGAs. These new AllianceCORE products, together with the 10 Gigabit STS-192 Framer and STS-192 Path Processor cores announced last month, form the industry's first and most complete 10 Gigabit Ethernet LAN and WAN IP core package for programmable systems design. The solution targets applications at the metropolitan edges of the network include multi-service switches, add-drop multiplexers, digital cross connects, traffic aggregators, and test equipment. "Introducing Paxonet's 10 Gigabit Ethernet IP Cores, combined with its STS-192 IP Cores, positions Paxonet with the industry's most comprehensive range of Ethernet IP Cores, providing our customers with flexible Ethernet LAN and WAN solutions. The multi-gigabit serial I/O capability of Xilinx Virtex-II Pro devices allows customers to take full advantage of these cores and reduces their time to market with an FPGA solution. Because of the lower volumes required in today's telecommunications market, FPGA solutions are frequently more cost effective," said Kevin Wayne Williams, Vice President of Marketing at Paxonet. The new 10 Gigabit Ethernet IP Cores are compliant with IEEE P802_3ae Draft 2.1 Physical Coding Sub-Layer specifications and IEEE 802.3 task force draft 5.0 frame specifications. The PCS Core implements a 64- to 66- bit gear box, provides a generic 16-bit microprocessor interface, a variety of performance monitoring counters, and programmable value of control codes and corresponding 7-bit code mappings. The MAC core supports full duplex operation, PAUSE frame based full duplex flow control, both LAN and OC-192c data-rate WAN PHYs, WAN PHY using open loop (IPG stretching) rate control, Link Fault Signaling (LFS), and VLAN tag frames. Paxonet Communications Inc. Xilinx Inc.

(0)  | 
Comment  | 
Print  | 
Newest First  |  Oldest First  |  Threaded View        ADD A COMMENT
Featured Video
Flash Poll
Upcoming Live Events
October 23, 2018, Georgia World Congress Centre, Atlanta, GA
November 6, 2018, London, United Kingdom
November 7-8, 2018, London, United Kingdom
November 8, 2018, The Montcalm by Marble Arch, London
November 15, 2018, The Westin Times Square, New York
December 4-6, 2018, Lisbon, Portugal
March 12-14, 2019, Denver, Colorado
April 2, 2019, New York, New York
May 6-8, 2019, Denver, Colorado
All Upcoming Live Events
Partner Perspectives - content from our sponsors
One Size Doesn't Fit All – Another Look at Automation for 5G
By Stawan Kadepurkar, Business Head & EVP, Hi-Tech, L&T Technology Services
Prepare Now for the 5G Monetization Opportunity
By Yathish Nagavalli, Chief Enterprise Architect, Huawei Software
Huawei Mobile Money: Improving Lives and Accelerating Economic Growth
By Ian Martin Ravenscroft, Vice President of BSS Solutions, Huawei
Dealer Agent Cloud – Empower Your Dealer & Agent to Excel
By Natalie Dorothy Scopelitis, Director of Digital Transformation, Huawei Software
All Partner Perspectives