& cplSiteName &

The Programmable Switch Era Is Here... At Last!

Simon Stanley
Heavy Lifting Analyst Notes
Simon Stanley
9/7/2018
50%
50%

Twenty years after the first network processors were launched, we are now moving toward the fully programmable data plane, with network operator virtualization efforts driving that trend.

Most physical networking systems are being replaced by virtual network functions (VNFs) running on servers at the core and edge of the network. These servers have general-purpose processors or integrated multicore processors with hardware acceleration for security and packet processing. The next stage is replacing the fixed function hardware switches with fully programmable switches based on the latest switch chips. The demand for programmable switches and multicore processors that support high-throughput packet processing is coming from carriers and service providers, and both equipment developers and silicon suppliers are responding to these requests.

This is one of the many key findings in the Heavy Reading report, Multicore Processor and Switch Survey 2018, which is based on an exclusive worldwide survey that drew responses from almost 70 professionals representing 40 different telecom and networking equipment suppliers.

The report charts the use of general-purpose processors, integrated multicore processors and switch chips in networking systems. It includes information about which processors are being used and the performance required in the future, the importance of different features, the use of FPGAs and ASICs, processor vendor rankings and valuable trend data using results from previous surveys.

It also includes information about which switch chips are being used, the switch capacity required, the importance of different features and switch chip vendor rankings.

The first network processors were programmed in machine code and slowly transitioned to C and C++. Most switch chips have some level of programmability, but the development tools for many are restricted to the chip vendors and a few key customers. ASICs and FPGAs are usually designed and programmed using VHDL/Verilog. The development of P4 and other high-level languages for packet processing creates a new opportunity for a fully programmable data plane that is largely independent of the hardware implementation: The results of the survey suggest that companies are starting to take advantage of this.

Integrated multicore processors are available from multiple companies using different core architectures. Intel's x86-based Xeon D processors are being challenged by ARM-based processors from AMD, Broadcom, Marvell (recently acquired Cavium), Mellanox and NXP.

Intel has a clear lead in the general-purpose/server processor market, with the Intel Xeon E5, which has been strengthened by the recent introduction of the Intel Xeon Scalable processors. For less demanding applications Intel also has a strong portfolio of Intel Core i3/i5/i7 and Intel Xeon E3 processors. Key challengers to Intel are the x86-based AMD EPYC and ARM-based processors from Qualcomm and Marvell (Cavium).

Demand for higher-capacity switch chips continues to grow with wide usage of 3.2Tbit/s, 6.4Tbit/s and 12.8Tbit/s switch chips in the latest switch systems and those in development. The dominance of Broadcom in the switch chip market is being challenged by innovative designs from several vendors, including Barefoot and Marvell (Cavium). Other vendors with switch chips include Centec, Innovium, Mellanox and Nephos.

Programmability is key and high-level programming is becoming a requirement. Packet processing performance is increasing with optimized cores and hardware acceleration. Switch chip capacity has been doubling every two years and demand is growing. The fully programmable data plane is a key part of virtualized networks and will be implemented on a mix of processing, switching and FPGA/ASIC technologies.

— Simon Stanley, Analyst at Large, Heavy Reading

(0)  | 
Comment  | 
Print  | 
Newest First  |  Oldest First  |  Threaded View        ADD A COMMENT
More Blogs from Heavy Lifting Analyst Notes
Open source MANO (management and orchestration) developments are providing network operators with something of a conundrum.
Collecting large volumes of data is one thing. Making sense of it is another.
Further innovation is needed if optical transport networks are to support traffic growth and there was plenty of evidence at a recent ECOC workshop that key work is already underway.
Survey finds that many CSPs are boldly forging a path towards the open, agile, automated and efficient networks the telecom industry requires.
Communications service providers (CSPs) are working towards more open architectures as they develop their next-generation networks.
Featured Video
Flash Poll
Upcoming Live Events
October 23, 2018, Georgia World Congress Centre, Atlanta, GA
November 6, 2018, London, United Kingdom
November 7-8, 2018, London, United Kingdom
November 8, 2018, The Montcalm by Marble Arch, London
November 15, 2018, The Westin Times Square, New York
December 4-6, 2018, Lisbon, Portugal
March 12-14, 2019, Denver, Colorado
April 2, 2019, New York, New York
May 6-8, 2019, Denver, Colorado
All Upcoming Live Events
Partner Perspectives - content from our sponsors
One Size Doesn't Fit All – Another Look at Automation for 5G
By Stawan Kadepurkar, Business Head & EVP, Hi-Tech, L&T Technology Services
Prepare Now for the 5G Monetization Opportunity
By Yathish Nagavalli, Chief Enterprise Architect, Huawei Software
Huawei Mobile Money: Improving Lives and Accelerating Economic Growth
By Ian Martin Ravenscroft, Vice President of BSS Solutions, Huawei
Dealer Agent Cloud – Empower Your Dealer & Agent to Excel
By Natalie Dorothy Scopelitis, Director of Digital Transformation, Huawei Software
All Partner Perspectives