Featured Story
Intel and telcos left in virtual RAN limbo by rise of AI RAN
A multitude of general-purpose and specialist silicon options now confronts the world's 5G community, while Intel's future in telecom remains uncertain.
Ubicom expands IP2000 wireless network processor family with two new processors that deliver increased throughput and significantly lower cost
February 10, 2003
MOUNTAIN VIEW, Calif. -- Ubicom(TM), Inc., a leading provider of wireless network processor and software platforms for wireless and device networking, today expanded its IP2000(TM) product family with the introduction of two new wireless network processors that extend the performance and lower the cost of deploying 802.11a/b/g wireless local area networks (WLANs) and connected electronic devices. The two new products include the IP2022(TM)-160 wireless network processor, a 160 MHz version of the popular IP2022, bringing even greater performance and throughput to wireless LANs; and the IP2012(TM) processor, a feature-specific low-cost variation of the IP2022, which enables even lower bills of materials (BOMs) for wireless networking equipment and electronic devices targeting the small business, small office/home office (SOHO) and home markets. "As the only company to deliver a wireless network processor platform uniquely designed for packet processing, Ubicom has continued to maintain significant price, performance, form factor and time-to-market advantages over traditional platforms designed around general-purpose microprocessor cores," said Bulent Celebi, president and CEO of Ubicom. "Our expanded product family widens our lead in the WLAN market, allowing our customers to continue to innovate with a higher performance platform, and making wireless technology broadly accessible." Both new products feature the same technical innovations that Ubicom brought to market with its first product, the 120 MHz IP2022, architected from the ground up for wireless and device networking. With line-speed performance at up to one-half the cost, using one-third the power in one-tenth the footprint of competing technologies, all IP2000 family products feature a deterministic microprocessor architecture that uses an enhanced, 4-stage-pipelined Harvard architecture, single-cycle instruction execution and a fixed, deterministic three-cycle interrupt response time. On-chip program memory for the IP2000 family consists of reprogrammable flash, with additional instruction SRAM to deliver very fast access times and lending to the overall high performance of the processor. The devices also provide a self-programming capability for reconfiguring the device in the field. Ubicom Inc.
You May Also Like